International Journal of Advance Computational Engineering and Networking (IJACEN)
.
Follow Us On :
current issues
Volume-10,Issue-5  ( May, 2022 )
Past issues
  1. Volume-10,Issue-4  ( Apr, 2022 )
  2. Volume-10,Issue-3  ( Mar, 2022 )
  3. Volume-10,Issue-2  ( Feb, 2022 )
  4. Volume-10,Issue-1  ( Jan, 2022 )
  5. Volume-9,Issue-12  ( Dec, 2021 )
  6. Volume-9,Issue-11  ( Nov, 2021 )
  7. Volume-9,Issue-10  ( Oct, 2021 )
  8. Volume-9,Issue-9  ( Sep, 2021 )
  9. Volume-9,Issue-8  ( Aug, 2021 )
  10. Volume-9,Issue-7  ( Jul, 2021 )

Statistics report
Aug. 2022
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 113
Paper Published : 1372
No. of Authors : 3469
  Journal Paper


Paper Title :
Pipelined Routing Network For Multiprocessor System On Chip

Author :B.Sree Lekha, G.Dilli Rani, V Thrimurthulu

Article Citation :B.Sree Lekha ,G.Dilli Rani ,V Thrimurthulu , (2014 ) " Pipelined Routing Network For Multiprocessor System On Chip " , International Journal of Advance Computational Engineering and Networking (IJACEN) , pp. 1-5, Volume-2,Issue-10

Abstract : This paper presents the silicon-proven design of a novel On-chip interconnection networks or Network-on Chips (NoCs) are becoming the de-facto scaling communication techniques in Multi-Processor System-on-Chip (MPSoC) or Chip Multiprocessor (CMP) environment. The proposed network design configured with a 25-bit data width is synthesized and implemented in a 0.13-µm CMOS STD-cell technology.The proposed network employs a pipelined circuit-switching approach combined with a dynamic path-setup scheme under a multistage network topology. The dynamic path-setup scheme enables runtime path arrangement for arbitrary traffic permutations. The circuit-switching approach offers a guarantee of permuted data and its compact overhead enables the benefit of stacking multiple networks. A test chip comprised of 25 testing tiles is designed to test the network. Each testing tile has a 50-bit RISC and FIFO-based test wrappers interfaced with the proposed on-chip network. Tools required Modelsim 6.3 for Debugging and Xilinx 14.3 for Synthesis and Hard Ware Implementation.

Type : Research paper

Published : Volume-2,Issue-10


DOIONLINE NO - IJACEN-IRAJ-DOIONLINE-1272   View Here

Copyright: © Institute of Research and Journals

| PDF |
Viewed - 57
| Published on 2014-09-22
   
   
IRAJ Other Journals
IJACEN updates
Paper Submission is open now for upcoming Issue.
The Conference World

JOURNAL SUPPORTED BY