International Journal of Electrical, Electronics and Data Communication (IJEEDC)
eISSN:2320-2084 , pISSN:2321-2950
.
Follow Us On :
current issue
Volume-10,Issue-4  ( Apr, 2022 )
ARCHIVES
  1. Volume-10,Issue-3  ( Mar, 2022 )
  2. Volume-10,Issue-1  ( Jan, 2022 )
  3. Volume-9,Issue-12  ( Dec, 2021 )

Statistics report
May. 2022
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 111
Paper Published : 1546
No. of Authors : 4203
  Journal Paper


Paper Title :
Design of n-bit Tree based Comparator

Author :Mahalakshmi K S, Jayashree H V

Article Citation :Mahalakshmi K S ,Jayashree H V , (2018 ) " Design of n-bit Tree based Comparator " , International Journal of Electrical, Electronics and Data Communication (IJEEDC) , pp. 53-55, Volume-6,Issue-8

Abstract : Reversible logic gates gain attention in recent years due to its low power consumption ability. It is used in advance computing, DNA computing, quantum computation, low power CMOS design and nanotechnology. In this paper an n-bit optimized tree based reversible comparator is proposed using existing reversible logic gates. The design is realized and the parameters garbage output, Ancilla/constant input, quantum cost and delay are calculated. The design is simulated using ISE simulator (Xilinx 14.7, spartan 6). Keyword - Reversible Gate, Quantum Cost, Ancilla Input, Garbage Output, Comparator.

Type : Research paper

Published : Volume-6,Issue-8


DOIONLINE NO - IJEEDC-IRAJ-DOIONLINE-13349   View Here

Copyright: © Institute of Research and Journals

| PDF |
Viewed - 61
| Published on 2018-10-29
   
   
IRAJ Other Journals
IJEEDC updates
Volume-9,Issue-2(Feb,2021) Want to join us ? CLick here http://ijeedc.iraj.in/join_editorial_board.php
The Conference World

JOURNAL SUPPORTED BY

ADDRESS

Technical Editor, IJEEDC
Department of Journal and Publication
Plot no. 30, Dharma Vihar,
Khandagiri, Bhubaneswar, Odisha, India, 751030
Mob/Whatsapp: +91-9040435740