International Journal of Electrical, Electronics and Data Communication (IJEEDC)
eISSN:2320-2084 , pISSN:2321-2950
.
Follow Us On :
current issue
Volume-12,Issue-1  ( Jan, 2024 )
ARCHIVES
  1. Volume-11,Issue-12  ( Dec, 2023 )
  2. Volume-11,Issue-11  ( Nov, 2023 )
  3. Volume-11,Issue-10  ( Oct, 2023 )

Statistics report
Apr. 2024
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 133
Paper Published : 1712
No. of Authors : 4737
  Journal Paper


Paper Title :
Implementation of Balanced Model Truncation in DSP Filters to Minimize Power and Area using VHDL

Author :kamel Alikhan Siddiqui, K.Nagi Reddy, Md Touseef Sumer, Sharea Takreem

Article Citation :kamel Alikhan Siddiqui ,K.Nagi Reddy ,Md Touseef Sumer ,Sharea Takreem , (2021 ) " Implementation of Balanced Model Truncation in DSP Filters to Minimize Power and Area using VHDL " , International Journal of Electrical, Electronics and Data Communication (IJEEDC) , pp. 17-25, Volume-9,Issue-12

Abstract : Abstract - Low-power and high efficiency has become the focus of today’s electronics market. This has sparked off research in exploring and comparing new power efficient architectures. This title aims to design and critically compare an FIR filter and its equivalent IIR counterpart in terms of structure, architecture and power dissipation. The final architecture is intended to be targeted to an FPGA and a comparative study of the power dissipation is planned. The scope of this paper is to explore the design of FPGA based parameterized architectures for FIR and equivalent IIR filters derived using the Balanced Model Truncation (BMT) technique. The outcome of this project upon successful completion is twofold: (1) it provides another parameter for the comparison of FIR and IIR filters (2) may help prove the effectiveness of the BMT technique in terms of power. The paper highlights details on how the challenges were tackled in terms of filter design, derivation of the filters using BMT, coefficient quantization, floating point structure simulations, fixing the data path word length and selecting architectures that are suitable for low-power applications using VHDL. The results of the simulations in each case have been described in detail in the appropriate sections. Keywords - IIR, FIR Filters, BMT-Balanced Model Truncation, VHDL, Area-efficient, Low power, Data Path Design, MATLAB, Xilinx- Vivado and X power ™ - to carry out power comparisons

Type : Research paper

Published : Volume-9,Issue-12


DOIONLINE NO - IJEEDC-IRAJ-DOIONLINE-18312   View Here

Copyright: © Institute of Research and Journals

| PDF |
Viewed - 52
| Published on 2022-04-05
   
   
IRAJ Other Journals
IJEEDC updates
Volume-12,Issue-1(Jan ,2024) Want to join us ? CLick here http://ijeedc.iraj.in/join_editorial_board.php
The Conference World

JOURNAL SUPPORTED BY

ADDRESS

Technical Editor, IJEEDC
Department of Journal and Publication
Plot no. 30, Dharma Vihar,
Khandagiri, Bhubaneswar, Odisha, India, 751030
Mob/Whatsapp: +91-9040435740