International Journal of Electrical, Electronics and Data Communication (IJEEDC)
eISSN:2320-2084 , pISSN:2321-2950
Follow Us On :
current issue
Volume-8,Issue-12  ( Dec, 2020 )
  1. Volume-8,Issue-11  ( Nov, 2020 )
  2. Volume-8,Issue-10  ( Oct, 2020 )
  3. Volume-8,Issue-9  ( Sep, 2020 )

Statistics report
Feb. 2021
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 96
Paper Published : 1475
No. of Authors : 3997
  Journal Paper

Paper Title
Performance Measurement Of Digital Modulation Scheme Using Simulink And System Generator Blockset For FPGA

This paper gives the technique for the performance measurement of digital modulation schemes since the digital modulation schemes are superior as compared to analogue modulation schemes. The performance characteristics like bit error rate(BER), SNR, SNDR can be used to evaluate the performance of digital modulation techniques. The system will be able to measure the performance of more than one modulation scheme. This paper presents the results using MATLAB Simulink, the proposed system will be implemented using FPGA. Keyword—Bit Error Rate (BER), Signal to noise ratio (SNR), Signal to noise and distortion ratio (SNDR), FPGA.

Author - Monika choudhari S. R. Patil

| PDF |
Viewed - 87
| Published on 2015-04-04
IRAJ Other Journals
IJEEDC updates
Volume-8,Issue-1(Jan,2020) Want to join us ? CLick here
The Conference World



Technical Editor, IJEEDC
Department of Journal and Publication
Plot no. 30, Dharma Vihar,
Khandagiri, Bhubaneswar, Odisha, India, 751030
Mob/Whatsapp: +91-9040435740