International Journal of Electrical, Electronics and Data Communication (IJEEDC)
eISSN:2320-2084 , pISSN:2321-2950
.
IRAJ Home     Conferences
FOLLOW IJEEDC
current issue
Volume-6,Issue-12  ( Dec, 2018 )
ARCHIVES
  1. Volume-6,Issue-11  ( Nov, 2018 )
  2. Volume-6,Issue-10  ( Oct, 2018 )
  3. Volume-6,Issue-9  ( Sep, 2018 )

Statistics report
Mar. 2019
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 72
Paper Published : 1212
No. of Authors : 3255
  Journal Paper

Paper Title
Performance Measurement Of Digital Modulation Scheme Using Simulink And System Generator Blockset For FPGA

Abstract
This paper gives the technique for the performance measurement of digital modulation schemes since the digital modulation schemes are superior as compared to analogue modulation schemes. The performance characteristics like bit error rate(BER), SNR, SNDR can be used to evaluate the performance of digital modulation techniques. The system will be able to measure the performance of more than one modulation scheme. This paper presents the results using MATLAB Simulink, the proposed system will be implemented using FPGA. Keyword—Bit Error Rate (BER), Signal to noise ratio (SNR), Signal to noise and distortion ratio (SNDR), FPGA.


Author - Monika choudhari S. R. Patil

| PDF |
Viewed - 84
| Published on 2015-04-04
   
   
IRAJ Other Journals
IJEEDC updates
Volume-6,Issue-10(Oct,2018) coming shortly Want to join us ? CLick here http://ijeedc.iraj.in/join_editorial_board.php
The Conference World

JOURNAL SUPPORTED BY

ADDRESS

Technical Editor, IJEEDC
Department of Journal and Publication
Plot no. 30, Dharma Vihar,
Khandagiri, Bhubaneswar, Odisha, India, 751030
Mob/Whatsapp: +91-9040435740