International Journal of Electrical, Electronics and Data Communication (IJEEDC)
eISSN:2320-2084 , pISSN:2321-2950
Follow Us On :
current issue
Volume-8,Issue-12  ( Dec, 2020 )
  1. Volume-8,Issue-11  ( Nov, 2020 )
  2. Volume-8,Issue-10  ( Oct, 2020 )
  3. Volume-8,Issue-9  ( Sep, 2020 )

Statistics report
Feb. 2021
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 96
Paper Published : 1475
No. of Authors : 3997
  Journal Paper

Paper Title
Novel High Speed Vedic Multiplier Using Compressors And Pipelining

The multiplier and accumulator unit (MAC) is one of the integral units of ALU. With technological advancement in VLSI and communication fields, the demand for high speed processing and low area design grows. The high speed multiplier architecture is therefore necessary. Vedic mathematics is an ancient Indian mathematics technique discovered in early twentieth century. In this paper, a novel high speed 4-bit Vedic multiplier is proposed which can be extentened upto 32bit. The design uses most efficient Urdhwa Tiryagbhyam method of Vedic multiplication. The novel high speed 4:2 compressor based method of multiplication is used. Further improvement in speed can be done using pipelined architecture. Thus the hybrid approach of combing the compressor based Vedic multiplication with Pipelined architecture is proposed in this paper. Keywords- 4:2 compressor, Pipelined architecture, Urdhwa Tiryagbhyam sutra, Vedic multiplier.

Author - Amruta Ingle, Shruti Oza

| PDF |
Viewed - 80
| Published on 2015-04-04
IRAJ Other Journals
IJEEDC updates
Volume-8,Issue-1(Jan,2020) Want to join us ? CLick here
The Conference World



Technical Editor, IJEEDC
Department of Journal and Publication
Plot no. 30, Dharma Vihar,
Khandagiri, Bhubaneswar, Odisha, India, 751030
Mob/Whatsapp: +91-9040435740