International Journal of Electrical, Electronics and Data Communication (IJEEDC)
eISSN:2320-2084 , pISSN:2321-2950
.
current issue
Volume-8,Issue-5  ( May, 2020 )
ARCHIVES
  1. Volume-8,Issue-4  ( Apr, 2020 )
  2. Volume-8,Issue-3  ( Mar, 2020 )
  3. Volume-8,Issue-2  ( Feb, 2020 )

Statistics report
Aug. 2020
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 89
Paper Published : 1423
No. of Authors : 3841
  Journal Paper

Paper Title
Improved Analytical Modeling For Junctionless Transistor

Abstract
In this paper, we have derived and proposed an analytical model of junctionless transistor by solving poisson equation with variable separation method. The 2-D poisson equation in both silicon and oxide regions are solved to deduce expressions of surface potential, threshold voltage and drain induced barrier lowering of double gate junctionless transistor. Behavior of Derived expression is compare with analytical model of junctionless DG-MOSFET and TCAD sentaurus results. Proposed results give good agreement with these results. Index Terms- Junctionless transistor, 2-D poisson equation, surface potential, Short channel effect (SCE), Drain Induced Barrier Lowering (DIBL).


Author - Vikkee, Ashutosh Nandi
DOI - 10.18479/ijeedc/2015/v3i7/48259

| PDF |
Viewed - 106
| Published on 2015-07-04
   
   
IRAJ Other Journals
IJEEDC updates
Volume-8,Issue-1(Jan,2020) Want to join us ? CLick here http://ijeedc.iraj.in/join_editorial_board.php
The Conference World

JOURNAL SUPPORTED BY

ADDRESS

Technical Editor, IJEEDC
Department of Journal and Publication
Plot no. 30, Dharma Vihar,
Khandagiri, Bhubaneswar, Odisha, India, 751030
Mob/Whatsapp: +91-9040435740