International Journal of Electrical, Electronics and Data Communication (IJEEDC)
eISSN:2320-2084 , pISSN:2321-2950
.
Follow Us On :
current issue
Volume-10,Issue-4  ( Apr, 2022 )
ARCHIVES
  1. Volume-10,Issue-3  ( Mar, 2022 )
  2. Volume-10,Issue-1  ( Jan, 2022 )
  3. Volume-9,Issue-12  ( Dec, 2021 )

Statistics report
May. 2022
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 111
Paper Published : 1546
No. of Authors : 4203
  Journal Paper


Paper Title :
FPGA Based Chirp Generator Using Memory Based Technique

Author :Ravikanth Pamidi, Suma K V

Article Citation :Ravikanth Pamidi ,Suma K V , (2016 ) " FPGA Based Chirp Generator Using Memory Based Technique " , International Journal of Electrical, Electronics and Data Communication (IJEEDC) , pp. 8-11, Volume-4,Issue-7

Abstract : The following content describe the generation of chirp signal using Memory Based Technology. The required parameters to generate chirp signal are received by the system through RS-232 serial communication protocol. Based on the input parameters FPGA generate the Chirp signal matches the input parameters. Keywords— FPGA, Chirp Signal, Memory Based Technique.

Type : Research paper

Published : Volume-4,Issue-7


DOIONLINE NO - IJEEDC-IRAJ-DOIONLINE-5122   View Here

Copyright: © Institute of Research and Journals

| PDF |
Viewed - 76
| Published on 2016-08-17
   
   
IRAJ Other Journals
IJEEDC updates
Volume-9,Issue-2(Feb,2021) Want to join us ? CLick here http://ijeedc.iraj.in/join_editorial_board.php
The Conference World

JOURNAL SUPPORTED BY

ADDRESS

Technical Editor, IJEEDC
Department of Journal and Publication
Plot no. 30, Dharma Vihar,
Khandagiri, Bhubaneswar, Odisha, India, 751030
Mob/Whatsapp: +91-9040435740