International Journal of Electrical, Electronics and Data Communication (IJEEDC)
eISSN:2320-2084 , pISSN:2321-2950
.
Follow Us On :
current issue
Volume-10,Issue-8  ( Aug, 2022 )
ARCHIVES
  1. Volume-10,Issue-7  ( Jul, 2022 )
  2. Volume-10,Issue-6  ( Jun, 2022 )
  3. Volume-10,Issue-5  ( May, 2022 )

Statistics report
Dec. 2022
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 116
Paper Published : 1605
No. of Authors : 4403
  Journal Paper


Paper Title :
Design and Verification of Improved Hamming Code (ECC) using Verilog

Author :Raymond Irudayaraj I.,Abdul Lateef Haroon P.S, Ulaganathan J., Shridhar S. Bilagi

Article Citation :Raymond Irudayaraj I. ,Abdul Lateef Haroon P.S ,Ulaganathan J. ,Shridhar S. Bilagi , (2017 ) " Design and Verification of Improved Hamming Code (ECC) using Verilog " , International Journal of Electrical, Electronics and Data Communication (IJEEDC) , pp. 58-62, Volume-5,Issue-4

Abstract : This paper describes Improved Hamming Code, At whatever point data is stored or transmitted, some chance one or more bits will "flip" i.e., will change to an incorrect value. Such incorrect values are called errors; they may be because of a changeless shortcoming (broken hardware) or a transient condition. To neutralize this issue and guarantee dependable operation, error correcting codes (ECC) are utilized. Additional bits are sent or stored close by the data bits to give redundant data. With enough bits of deliberately picked redundant data, we can detect or correct the most likely classes of errors. Hamming code error correction is most generally utilized for computer memories. Hamming code with additional parity/redundancy bit can detect and correct single-bit errors and detect two bit errors. Hamming code is normally utilized for transmission of data with little lengths. Scaling it for bigger data lengths, results in a ton of overhead because of interspersing the redundancy bits and their evacuation later. Improved hamming code strategy is exceptionally adaptable without such overhead. Accordingly it is suitable for transmission of huge size data bit-streams with much lower overhead bits per data bit ratio. The project's objective is to design an error correction IP core utilizing improved hamming code. Hamming code with extra parity bit can detect and correct single-bit errors and detect two bit errors. The error correction IP core design endeavored in the paper utilizes improved hamming code error correction strategy. This strategy can detect and correct single-bit errors. In traditional hamming code strategy, extensive quantities of overhead bits are utilized as a part of the procedure of computation of parity/redundancy bits. In improved hamming code system the quantity of overhead bits is significantly decreased. The parity bits are annexed toward the end of data bits. This wipes out the overhead of interspersing the redundancy bits at the sender end and their evacuation at the receiver end. This work is accepted to serve as a decent error correction system for transmission of substantial size data bit-streams the length of there is probability of at the most single-bit error amid transmission. Keywords - Hamming code, Error correction, IHC

Type : Research paper

Published : Volume-5,Issue-4


DOIONLINE NO - IJEEDC-IRAJ-DOIONLINE-7665   View Here

Copyright: © Institute of Research and Journals

| PDF |
Viewed - 64
| Published on 2017-06-19
   
   
IRAJ Other Journals
IJEEDC updates
Volume-10,Issue-6(June,2022) Want to join us ? CLick here http://ijeedc.iraj.in/join_editorial_board.php
The Conference World

JOURNAL SUPPORTED BY

ADDRESS

Technical Editor, IJEEDC
Department of Journal and Publication
Plot no. 30, Dharma Vihar,
Khandagiri, Bhubaneswar, Odisha, India, 751030
Mob/Whatsapp: +91-9040435740