Paper Title :Modelling And Analysis Of Solid State Fault Current Limiter
Author :J.P.Sharma, Vibhor Chauhan, Hr Kamath
Article Citation :J.P.Sharma ,Vibhor Chauhan ,Hr Kamath ,
(2014 ) " Modelling And Analysis Of Solid State Fault Current Limiter " ,
International Journal of Electrical, Electronics and Data Communication (IJEEDC) ,
pp. 9-13,
Volume-2,Issue-6
Abstract : Abstract- In modern power system, an increase in the growth of electrical energy demand is inevitable resulting in a
corresponding increase in the short circuit in the power system. For this, Fault Current Limiter (FCL) became best option to
reduce circuit breakers rated capacity and may limit the electromagnetic stress in associated equipment’s. In this paper
modelling of solid state fault current limiter (SSFCL) under various fault conditions are carried out. The proposed SSFCL is
implemented on 11 KV feeders. The performance of proposed SSFCL is evaluated in the forms of fault current. The simulation
results reveal the applicability of SSFCL. The evaluation is done on MATLAB/Simulink.
Type : Research paper
Published : Volume-2,Issue-6
DOIONLINE NO - IJEEDC-IRAJ-DOIONLINE-817
View Here
Copyright: © Institute of Research and Journals
|
|
| |
|
PDF |
| |
Viewed - 86 |
| |
Published on 2014-06-04 |
|