Paper Title :A New Design Method For Unbiased Finite Memory Digital Phase-Locked Loop
Author :Sung Hyun You, Jeong Hoon Kim, Hong Bae Jeong, Choon Ki Ahn
Article Citation :Sung Hyun You ,Jeong Hoon Kim ,Hong Bae Jeong ,Choon Ki Ahn ,
(2017 ) " A New Design Method For Unbiased Finite Memory Digital Phase-Locked Loop " ,
International Journal of Electrical, Electronics and Data Communication (IJEEDC) ,
pp. 1-3,
Volume-5,Issue-3
Abstract : In this paper, we presented the design method for the unbiased finite memory digital phase-locked loop
(UFMDPLL). We analyzed the characteristic of relation between horizon size and noise covariances of the UFMDPLL by
introducing the horizon equation. The horizon equation, which is a function of horizon size N and noise covariances, is derived
from error variance and ensuring unbiasedness property. Through simulations, we present the effects of among the noise
covariances on the optimal horizon size of UFMDPLL.
Index Terms— Digital phase-locked loop(DPLL), zero-crossing DPLL, finite, unbiased finite memory filter, unbiasedness
property
Type : Research paper
Published : Volume-5,Issue-3
DOIONLINE NO - IJEEDC-IRAJ-DOIONLINE-7324
View Here
Copyright: © Institute of Research and Journals
|
|
| |
|
PDF |
| |
Viewed - 77 |
| |
Published on 2017-05-31 |
|