Paper Title :Reducing Energy Consumption In Noc By Data Encoding And Decoding Techniques
Author :Chaithra K, Veena S Murthy
Article Citation :Chaithra K ,Veena S Murthy ,
(2016 ) " Reducing Energy Consumption In Noc By Data Encoding And Decoding Techniques " ,
International Journal of Advance Computational Engineering and Networking (IJACEN) ,
pp. 58-61,
Volume-4, Issue-7
Abstract : This paper mainly focuses on reducing the consumption of energy by the power dissipated links of a networkon-
chip (NoC - Network on Chip) which starts to compete with the power dissipated by the other elements of the
communication subsystem like the routers and the network interfaces (NIs). It provides a set of data encoding and decoding
schemes aimed at reducing the power dissipated by the links of a NoC. The proposed schemes are general and transparent
with respect to the underlying NoC Architectures. The paper provides few techniques to overcome the power dissipation by
self switching activity and coupling switching activity. The proposed schemes has been implemented on Xilinx FPGA of
Spartan-6 Family and it shows that 51% of power dissipation and 14% of energy consumption is saved and 15% area
overhead in the NI is achieved without affecting the performance.
Keywords— Network on Chip (NoC), power analysis, switching activity, Coupling switching activity, self switching
activity.
Type : Research paper
Published : Volume-4, Issue-7
DOIONLINE NO - IJACEN-IRAJ-DOIONLINE-5175
View Here
Copyright: © Institute of Research and Journals
| |
 |
| |
 |
PDF |
| |
Viewed - 66 |
| |
Published on 2016-08-17 |
|
